A simple design procedure for very small transconductors with extended linear range, using series-parallel division of current, is presented. It is based on a previously reported one-equation allregion transistor model. Using this technique, a 33 pico-A=V transconductor equivalent to a 30 GO resistor is demonstrated.
Introduction: In recent years there has been considerable research effort in the development of integrated transconductance amplifiers (OTAs) with very small transconductance and improved linear range due mainly to their application in biomedical circuits and in neural networks [1] . Several OTA topologies have been developed to achieve transconductances in the order of a few nA=V with linear range up to 1 V [1] [2] [3] [4] . The use of complex OTA architectures also increases noise, mismatch offset and transistor area, and results in design trade-offs [1] . Simple division of the output current of a differential pair by a high ratio has been widely considered an expensive technique in terms of area. However, the use of series-parallel division of current [4] in an OTA, as in Fig. 1 , allows the implementation of an area efficient current divider. For the NMOS current mirrors in Fig. 1 , N unity transistors M 2 are placed in series or in parallel to achieve an effective output transconductance G m :
g m1 is the tranconductance of the transistors M 1 in the differential input pair. In this Letter a simple and widely-general equation for the linear range of a CMOS differential pair, in terms of the transistor size and bias current, is developed. This expression is employed to set a design procedure for very small tranconductance OTAs by means of seriesparallel current division. Using this technique, a 33 pico-A=V transconductor with a AE150 mV linear range has been designed, fabricated in a standard 0.8 mm CMOS technology, and tested. For the theoretical deductions and also for the simulations the all region MOSFET model of [5] is employed, since it allows an accurate representation of the series-parallel association in Fig. 1 . Transconductance design methodology: For a given acceptable error a, the linear range V lin of the differential pair in Fig. 1 is defined:
The differential current is I diff ¼ I 1 À I 2 , and the bias current is I bias ¼ I 1 þ I 2 (see Fig. 1 ). To calculate I diff (V in ), the compact model of [5] is employed:
i b , i d are the normalised bias and differential current, respectively,
, where m is the effective mobility, C ox the oxide capacitance per unit area, W 1 , L 1 the transistor's width and length, f t the thermal voltage, and n is the slope factor slightly dependent on the gate voltage.
The coefficients up to third order are calculated with the inverse function derivation rule:
For i f ( 1, the transistor is in weak inversion, and for i f > 100 the transistor is in strong inversion. Substituting (4) up to third order in (2), it is possible to estimate the linear range of the transconductor:
The plot in Fig. 2 shows the linear range of a PMOS differential pair in terms of the inversion level as measured, simulated and predicted by (8) and (9). The measurements were performed by varying the bias current of a standard symmetrical OTA. Equations (8) and (9) are very convenient for design. Suppose that an analogue circuit requires a transconductor of an extremely low value G mX , and an input linear range V lin X . The inversion level i f1 of the input pair is determined by (8) or (9) and, for a given bias current, the normalisation current is I S ¼ 2I bias =i f 1 . Then, g m1 from (5), (W 1 =L 1 ) from I S definition and N ¼ p (g m1 =G mX ) from (1) can be determined. The design space has been reduced to a single dimension, the bias current of the input pair, that can be determined from the power consumption and area budgets. The size of M 2 and M 3 only influence leakage currents, matching and noise. By using a high division factor N 2 , it is possible to obtain transconductances in the order of pico-A=V, limited only by leakage current [6] . Although biasing the input differential pair deep in strong inversion allows a wide linear range to be achieved, it may not be suitable for a low voltage power supply. In this case the series-parallel current division technique is still valuable but a different topology for the input pair is required, e.g. those proposed in [2, 3] .
Transconductor design example: Using this technique a G m ¼ 35 pico-A=V CMOS-OTA intended to be employed in the signal conditioning circuit of a biomedical sensor has been designed. The specifications require 150 mV linearity for a ¼ 5%. Using (9), the inversion level of the input pair resulted in i f 1 ¼ 35. W 1 ¼ 4 mm, L 1 ¼ 100 mm, I bias ¼ 40 nA, values were selected according to the area and current budgets, and a factor N ¼ 70 allows the desired transconductance to be achieved. The measured G m was 33 pico-A=V, the circuit operates up to 2 V power supply, with a total area of only 0.08 mm 2 . Fig. 3 shows the output current of the OTA, and the linear range. The measurement procedure for current output is that proposed in [6] . 
